Home Job Detail
Verification Engineer - UVM / System Verilog / Python / Perl / Bash / TCL Are you a Mid to Senior level Senior Verification Engineer looking for you next challenge? Have experience with System Verilog and UVM, plus scripting in Python, Perl, Bash, or TCL? Want to join a very exciting Spain based semiconductor company? If you can say to this, then please keep reading. We're partnered with a genuinely exciting Barcelona HQ'd semiconductor organization and they're seeking a number of Mid-to-Senior…
