Home Job Detail
✅ Senior Verification Engineer – Drive Quality in Next‑Gen RISC‑V CPUs (UVM/SystemVerilog) Location: Barcelona, Spain (On-site) ️ Language Requirement: English (C1 minimum) Contract: Permanent – Internal team of our partner ️ Visa Sponsorship: Available Industry: Semiconductors, RISC-V, High-Performance Computing Ensure the Future of RISC-V Computing is Rock-Solid At Akuaro, we are proudly leading the recruitment process for our partner — a European deep-tech company redefining what’s possi…
